A methodology to analyze charge pumping ͑CP͒ data, which allows positions of probing traps in the dielectric to be identified, was applied to extract the spatial profile of traps in SiO 2 / HfO 2 gate stacks. The results suggest that traps accessible by CP measurements in a wide frequency range, down to few kilohertz, are located within or near the interfacial SiO 2 layer rather than in the bulk of the highk film. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2195896͔
As the gate oxide thickness of metal-oxide semiconductor field effect transistors ͑MOSFETs͒ is scaled down, gate leakage current increases exponentially raising concerns about power dissipation and the reliability of traditionally used silicon dioxide. [1] [2] [3] [4] To reduce the large gate leakage while further scaling oxide thickness, gate dielectric materials with high dielectric constants ͑high-k͒, in particular HfO 2 and Hf silicates, have been proposed to replace SiO 2 . [5] [6] [7] However, these materials, as other transition metal oxides, exhibit a high density of intrinsic electron traps. 8, 9 The growth of Hf-based oxides on the Si substrate by any deposition method is known to lead to the formation of a multilayer dielectric stack, which includes a SiO 2 layer at the interface between the Hf film and the substrate. This interfacial layer, whose properties are strongly process dependent, is suggested to be essentially substoichiometric, 10, 11 which would result in a higher density of the electron traps. Therefore, to evaluate high-k dielectrics and deposition methods, it is critical to separate contributions from the traps in high-k film and the interfacial layer to device electrical characteristics. Knowing the spatial distribution of the traps affecting transistor performance can help in understanding the physical nature of the defects.
Charge pumping ͑CP͒ has been widely used to study interface traps in Si/ SiO 2 system for more than 30 years. 12, 13 It has been shown qualitatively that, by changing the pulse frequency of the CP measurement, the trap probing in the Si/ SiO 2 system can be controlled. 14, 15 In this work, we first describe a quantitative model for interpreting the probing depth dependence of the CP measurements under various test conditions ͑frequency, raise/fall time, amplitude, etc.͒. We then apply the developed model to the HfO 2 / SiO 2 system having various SiO 2 interface thickness values.
The devices used in this work are fully processed MOSFETs with HfO 2 / SiO 2 stacked gate dielectrics. High-k gate dielectric transistors were fabricated on 200 mm p / p+ epitaxial SiϽ 100Ͼ wafers using a standard complementary metal-oxide-semiconductor process with 1000°C/10 s dopant activation anneal. The gate stacks were formed by depositing a 3 nm ALD HfO 2 dielectric on various scaled thermal oxide interface layers ͑ILs͒. A gate electrode was formed by chemical vapor deposition TiN with a poly-Si cap. 16 CP measurements were performed by applying periodic trapezoidal pulses with a fixed rise/fall ͑t r / t f ͒ time and amplitude ͑V a ͒ to the gate. The dc electron-hole recombination current was measured from the substrate. To probe traps at different depths in the dielectric, pulse on and off times ͑t on and t off ͒ were kept of equal value and varied from 50 ns to 100 ms.
The generalized CP equation can be expressed as
where N mit ͑cm −2 ͒ is the total measured trap density per unit area during the CP measurement and could be expressed as a double integral of multiplication of N t and ⌬F. N t is the trap volume density ͑cm −3 ͒, and ⌬F indicates the probability that a trap can be probed by CP measurement. Both of these are functions of the distance from the Si-substrate/gate-dielectric interface ͑x͒ and the trap energy ͑E t ͒. ⌬F is equal to one within the trapezoidal plateau, which indicates the region having the maximum probability of being probed. The parameters used in this simulation areE t and x. Traps located inside the trapezoidal plateau with ⌬F equal to 1 have the maximum probability of being probed and contribute to I CP,MAX during the CP measurement. Details of the simulation can be found elsewhere. 15 It can be seen that ⌬F drops from 1 to 0 at approximately 0.3 nm. Traps beyond this depth are not detectable by CP. Therefore, the maximum depth probed by CP ͑x max ͒ can be defined. The parameters used in this simulation are also shown in the figure. The accessible range during CP and the band diagram were schematically shown in Fig. 2 . It suggests that detectable traps by CP are most likely to be located within the interfacial layer. Figure 3 shows the total measured trap density per unit area ͑N mit cm −2 ͒ as a function of t on / t off for devices with interfacial layer oxide thicknesses ranging from 1.1 nm to 1.9 nm. N mit for a control SiO 2 dielectric is also shown for comparison. The values of N mit at the smallest t on / t off ͑or x͒ for all dielectrics are very similar, which suggests that all dielectrics have approximately the same number of traps within the SiO 2 interfacial region. These traps are attributed to the commonly observed interface traps at the Si/ SiO 2 interface. The SiO 2 control shows a constant N mit throughout the detectable depth range. It suggests that all of the traps are located near the Si/ SiO 2 interface, which is expected and is consistent with observations from other groups.
12,13 For HfO 2 / SiO 2 stacks, N mit increases with depth and N mit at a given depth decreases with increasing SiO 2 interfacial layer thickness. The thickest interfacial layer ͑1.9 nm͒ shows behavior similar to that of the control SiO 2 dielectric. This suggests that the 1.9 nm interfacial layer is sufficiently thick that the depth probed by CP does not reach the transition region between the SiO 2 and HfO 2 layers.
To obtain the trap volume density, N t ͑cm −3 ͒, the derivative of N mit ͑x͒ with respect to x is taken and the result is shown in Fig. 4 . Since the dielectric with a 1.9 nm SiO 2 interfacial layer does not indicate the measurement of the SiO 2 / HfO 2 interface, only dielectrics with thinner SiO 2 interfacial layers are plotted. It should be recalled that the relationship between t on / t off and x is affected by values of dielectric parameters such as effective electron/hole mass inside the dielectric ͑m e/h ͒, effective electron/hole barrier height ͑⌽ e/h ͒, electron and hole capture cross section at the substrate/IL interface ͓ n/p ͑0͔͒, and V a . 12, 13 In Fig. 4 , N t is plotted as a function of x by using two different sets of parameters under the simplified assumption of a homogeneously thick dielectric. For the solid symbols, the parameters are m e/h = 0.5/ 0.4 eV, ⌽ e/h = 3.1/ 3.8 eV, n/p ͑0͒ =10 −14 /10 −16 cm −2 , which are the commonly accepted values for pure SiO 2 . 18, 19 The trapping appears to occur within the first 5 Å of the 1 nm interfacial layer by using these parameters. These traps may be generated by the interaction between HfO 2 and the interfacial layer, which was modified by the HfO 2 film and became oxygen deficient. 10, 11 To estimate the upper depth limit for traps probed by the CP measurements, a set dielectric parameters corresponding to HfO 2 was employed: m e/h = 0.1/ 0.1 eV ͑the smallest values reported͒, ⌽ e/h = 1.5/ 3.1 eV, n/p ͑0͒ =10 −14 /10 −15 cm −2
͑Ref. 20͒ ͑ p is chosen to be an order of magnitude larger than SiO 2 ͒, as open symbols in Fig. 4 . Even with this set of parameters, which favor deeper penetration, the accessible traps are still located within the interfacial layer, and their density gradually increases toward the interface with the high-k film. As can be seen in Fig. 4, the N probing depth is unknown, the relative trap spatial distribution is accurate. The results of this study clearly show that the trap density in the high-k gate stack increases with CP probing depth, from the Si/ SiO 2 interface toward the SiO 2 / HfO 2 region. This trap profile appears to reflect on structural modifications of the interfacial SiO 2 layer by the overlaying HfO 2 film. The spatially deepest traps accessible by the CP measurements at the kilohertz range are located within or near the interfacial layer rather than in the bulk of the HfO 2 film. This result suggests that the quality of the interfacial layer in high-k gate dielectric stacks may represent an important factor that significantly affects high-k transistor performance. 
